 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SMH4814 Preliminary Information 1 (See Last Page) Dual Feed Active-ORing Programmable Hot Swap Controller FEATURES AND APPLICATIONS Eliminates Passive ORing Diodes for Reduced Power Consumption High Noise Immunity on All Logic Inputs Soft Starts Main Power Supply on Card Insertion or System Power Up with Slew Rate Control Programmable Differential Current Sense Programmable Inrush Current Limiting Master Enable to Allow System Control of Power-Up or -Down Programmable Independent Enabling of up to 4 DC/DC Converters Programmable Circuit Breaker Level and Mode Programmable Quick-TripTM Value, Current Limiting, Duty Cycle Times, Over-Current Filter Programmable Host Voltage Fault Monitoring Programmable UV/OV Filter and Hysteresis Programmable Fault Mode: Latched or Duty Cycle Internal Shunt Regulator Allows for a Wide Supply Range INTRODUCTION The SMH4814 is an integrated power controller designed to control the hot-swapping of plug-in cards in a distributed power environment. The SMH4814 drives external power MOSFET switches that connect the supply to the load while reducing in-rush current and providing over-current protection. When the source and drain voltages of the external MOSFETs are within specification the SMH4814 asserts the four PUP logic outputs in a programmable cascade sequence to enable the DC/DC converters. The SMH4814 also monitors two independent -48V feeds. The redundant power supplies allow for high availability and reliability. The traditional method of supplying power from these feeds is via ORing power diodes, which consume a significant amount of power. The SMH4814 allows low-RDSON FETs to be used in place of ORing diodes to reduce power consumption. The SMH4814 determines when at least one of the -48V feeds is within an acceptable voltage range and switches on the appropriate FET path while providing slew rate control. The SMH4814 continuously monitors the incoming feeds and switches to the most negative feed as necessary. The SMH4814 is programmed and controlled using the I2C bus as required in ATCATM applications. * * Applications Telecom Hot-Swap Card - AdvancedTCATM Network Processors Power-on Ethernet, IEEE 802.3af SIMPLIFIED APPLICATIONS DRAWING -48V Ret. I2C RD VIN+ V12 Pin Detect SDA SCL FBB FBC PD1 UV OV FBD FBA PUPA PUPB PUPC DRAIN SENSE PUPD VOUT+ DC-to-DC Converter A ON/OFF VINVOUT- SMH4814 CBSENSE FEEDA FEEDB VGATEA VGATEB VGATE_HS VSS Pin Detect RA PD0 A d va n c e d T C A RS RB Primary Secondary TM -48V A -48V B Figure 1. The SMH4814 Controller hot-swaps and cascade sequences up to 4 DC/DC Converters and actively controls the A and B -48V feeds eliminating the need for ORing diodes and the associated voltage drop. Note: This is an applications example only. Some pins, components and values are not shown. (c) SUMMIT Microelectronics, Inc. 2005 * 1717 Fox Drive * San Jose CA 95131 * Phone 408 436-9890 * FAX 408 436-9897 The Summit Web Site can be accessed by "right" or "left" mouse clicking on the link: http://www.summitmicro.com/ 2080 2.0 07/21/05 1 SMH4814 Preliminary Information GENERAL DESCRIPTION The SMH4814 integrated power controller operates within a wide supply range, typically -32 to -72 volts, and generates the signals necessary to drive isolatedoutput DC/DC converters. The device accepts two independent -48V feeds via input pins FEEDA and FEEDB. The VGATEA pin controls the flow of power from FEEDA to the load. The VGATEB pin controls the flow of power from FEEDB to the load. The SMH4814 continuously monitors the voltage on FEEDA and FEEDB. The supply arbitration block in Figure 2 selects which pin drives power to the device based on the voltage level on each pin and the acceptable voltage range. Once the FEEDA or FEEDB pin is selected the SMH4814 asserts the corresponding VGATE pin. The assertion of this pin turns on the external low-RDSON FETs to supply power to the load. Start-up Procedure The general start-up procedure is as follows: 1. A physical connection must be made with the chassis to discharge any electrostatic voltage potentials when a typical add-in board is inserted into the powered backplane. 2. The board then contacts the long pins on the backplane that provide power and ground. 3. As soon as power is applied the device starts up, but it does not immediately apply power to the output load. 4. Under-voltage and over-voltage circuits inside the controller verify that the input voltage is within a user-specified range. 5. The SMH4814 senses the PD1 and PD0 pin detection signals to indicate the card is seated properly. These requirements must be met for a Pin Detect Delay period of tPDD. Once this time has elapsed the hot-swap controller enables VGATE_HS to turn on the external power MOSFET switch. The VGATE_HS output is current limited to IVGATE, allowing the slew rate to be easily modified using external passive components. During the controlled turn-on period the VDS of the MOSFET is monitored by the DRAIN SENSE input. When DRAIN SENSE drops below 2.5V, and VGATE_HS rises above V12 - VGT, the SMH4814 asserts the PUPA through PUPD power good outputs to enable the DC/DC controllers. Steady-state operation is maintained as long as all conditions are normal. Any of the following events may cause the device to disable the DC/DC controllers by shutting down the power MOSFETs: An under-voltage or over-voltage condition on the host power supply. A failure of the power MOSFET sensed via the DRAIN SENSE pin. The PD1/PD0 pin detect signals becoming invalid. The master enable (EN/TS) falls below 2.5V. Any of the FB inputs driven low by events on the secondary side of the DC/DC controllers. The occurrence of an overcurrent. The SMH4814 may be configured so that after any of these events occurs the VGATE output shuts off, and either latches into an off state or recycles power after a cooling down period, tCYC. Powering V12 The SMH4814 contains an internal shunt regulator on the V12 pin that prevents the voltage from exceeding 12V. It is necessary to use a dropping resistor (RD) between the host power supply and the V12 pin in order to limit current into the device and prevent possible damage. The dropping resistor allows the device to operate across a wide range of system supply voltages, typically -32 V to -72V, and also helps protect the device against common-mode power surges. Refer to the Applications Section for help on calculating the RD resistance value. Summit Microelectronics, Inc 2080 2.0 07/21/05 2 SMH4814 Preliminary Information INTERNAL FUNCTIONAL BLOCK DIAGRAM V12 Voltage Regulator and Reference Generator PUPA Polarity PUPA 5V_CAP CBSENSE DRAIN_SENSE SLEW VGATE_HS FBA CB Sense and Gate Control PUPB Polarity PUPB E2 Memory Configuration, Status, and Command Registers Time Slot and PUP Control FBB PUPC Polarity PUPC FBC SCL SDA I2C Interface Virtual Address A2, A1 PUPD Polarity PUPD Programmable Fault Conditions FBD FEEDA Supply Arbitration 2.5V Ref FEEDB GATEA GATEB ENTS + PO Filter PD0 PD1 UV Prog Ref Prog Hyst + Glitch Filter OV Prog Ref Prog Hyst + - UV/OV Filter FAULT# Fault Latch RESET# Glitch Filter Duty Cycle Timer Figure 2. Block Diagram Summit Microelectronics, Inc 2080 2.0 07/21/05 3 SMH4814 Preliminary Information PIN DESCRIPTION Pin No. QFN 1,2 Pin Type I Name PD0, PD1 Description The PD pins are active high, logic level inputs. Protection diodes allow them to be overdriven when used in conjunction with a series limiting resistor. The PD pins have an internal pull-down current sink of 10uA typical. The RESET# pin is used to clear latched fault conditions. When this pin is asserted, the VGATEX and PUPX outputs are immediately disabled. Refer to the section on Circuit Breaker Operation for more information. The RESET# pin has an internal pull-up current source to 5V_CAP of 10uA typical. SCL is the serial clock input. SDA is the bidirectional serial data I/O port. The PUPX outputs are programmable active high/low open drain converter enable pins. They can be used in one of 4 programmable sequence positions to switch a load or enable a DC/DC converter after a programmable delay, tPGDn. The voltage on these pins cannot exceed 12V relative to VSS. FAULT# is an open-drain, active-low output that indicates the fault status of the device. The device's Status Register may be polled to determine more detailed information about the fault condition. This is connected to the negative side of the supply. The circuit breaker sense input is used to detect over-current conditions across an external, low value sense resistor (RS) tied in series with the Power MOSFET. A voltage drop of greater than VCB (programmable level) across the resistor for longer than tCBD trips the circuit breaker. A programmable Quick-TripTM sense point is also available. The UV pin is used as an under-voltage supply monitor, typically in conjunction with an external resistor ladder. VGATE_HS is enabled when the UV input > Vuv and disabled when UV < Vuv-Vuvhys. An optional programmable filter delay is also available on the UV input. The OV pin is used as an over-voltage supply monitor, typically in conjunction with an external resistor ladder. VGATE_HS is disabled when OV > Vov and enabled when OV < Vov-Vovhys. A filter delay is also available on the OV input. The Enable/Temperature Sense input is the master enable input. If EN/TS is less than 2.5V, all VGATE outputs are disabled. A capacitor connected to this pin controls the VGATE_HS Slew Rate. Connect to the -48V 'B' feed using a series 100k resistor. The voltage on this pin is compared with the voltage on the FEEDA pin internally by the supply arbitration logic to determine which voltage will be used. 3 I RESET# 4 5 6, 7, 8, 9 10 I I/O SCL SDA PUPA, PUPB, PUPC, PUPD FAULT# O O 11 12 PWR I VSS CBSENSE 13 I UV 14 I OV 15 16 17 I I I EN/TS SLEW_CNTL FEEDB Summit Microelectronics, Inc 2080 2.0 07/21/05 4 SMH4814 Preliminary Information PIN DESCRIPTION (CONTINUED) Pin No. QFN 18 Pin Type I Name FEEDA Description Connect to the -48V 'A' feed using a series 100k resistor. The voltage on this pin is compared with the voltage on the FEEDB pin internally by the supply arbitration logic to determine which voltage will be used. The DRAIN SENSE input monitors the voltage at the drain of the external power MOSFET switch with respect to VSS. An internal 10A source pulls the DRAIN SENSE signal towards the 5V_CAP level. DRAIN SENSE must be held below 2.5V to enable the PUPX outputs. External capacitor input used to filter the device's internal operating supply. Also a hold Capacitor to sequence down and to filter any power glitches. The VGATE_HS output activates an external power MOSFET switch. This signal controls inrush current by modulating the gate of the Hot Swap MOSFET device. It supplies a programmable current output which allows easy adjustment of the MOSFET turn-on slew rate. This pin controls the gate of the active FET on FEEDB. This pin controls the gate of the active FET on FEEDA This is the positive supply input. An internal shunt regulator limits the voltage on this pin to approximately 12V with respect to VSS. A resistor must be placed in series with the V12 pin to limit the regulator current (RD in the application schematics). Active-high, logic level input that can be used to indicate when the converter controlled by PUPD is fully powered. A hold-off timer allows the secondary side (which is not powered up initially) to control shut down via an optoisolator. See Figures 5 and 6. Active-high, logic level input that can be used to indicate when the converter controlled by PUPC is fully powered. A hold-off timer allows the secondary side (which is not powered up initially) to control shut down via an optoisolator. See Figures 5 and 6. Active-high, logic level input that can be used to indicate when the converter controlled by PUPB is fully powered. A hold-off timer allows the secondary side (which is not powered up initially) to control shut down via an optoisolator. See Figures 5 and 6. Active-high, logic level input that can be used to indicate when the converter controlled by PUPA is fully powered. A hold-off timer allows the secondary side (which is not powered up initially) to control shut down via an optoisolator. See Figures 5 and 6. 19 I DRAIN SENSE 5V_CAP VGATE_HS 20 21 O O 22 23 24 O O PWR VGATEB VGATEA V12 25 I FBD 26 I FBC 27 I FBB 28 I FBA Summit Microelectronics, Inc 2080 2.0 07/21/05 5 SMH4814 Preliminary Information PACKAGE AND PIN CONFIGURATION VGATEA 23 VGATEB 22 FBA FBB FBC FBD 25 28 27 26 PD0 PD1 RESET# SCL SDA PUPA PUPB 1 2 3 4 5 6 10 11 12 13 14 8 9 7 24 V12 21 20 19 18 17 16 15 VGATE_HS 5V_CAP DRAIN SENSE FEEDA FEEDB SLEW_CNTL EN/TS PUPC PUPD FAULT# VSS Figure 3A - 28 Pin QFN FBC FBB FBA PD0 PD1 RESET# SCL SDA PUPA PUPB PUPC PUPD FAULT# VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 FBD V12 VGATEA VGATEB VGATE_HS 5V_CAP DRAIN SENSE FEEDA FEEDB SLEW_CNTL EN/TS OV UV CBSENSE Figure 3B - 28 Pin SOIC Summit Microelectronics, Inc 2080 2.0 07/21/05 CBSENSE OV UV 6 SMH4814 Preliminary Information ABSOLUTE MAXIMUM RATINGS Temperature Under Bias ................ -55C to 125C Power Supply Current (IDD) ............................ 15 mA Storage Temperature ...................... -65C to 150C Lead Solder Temperature (10 seconds) ......... 300C Terminal Voltage with Respect to VSS: 5V_CAP............................................. -0.3 to +7V V12, SDA, SCL, UV, OV, CBSENSE, , EN/TS, FAULT#, ......................................... -0.3 to +15V VGATE_HS, VGATEA, VGATEB PUPA, PUPB, PUPC, and PUPD ..................... -0.3 to V12+0.7V PD1, PD0, FBA, FBB, FBC, FBD, FEEDA, FEEDB, RESET#, DRAIN SENSE, SLEW_CNTL . -0.3 to 5V_CAP+0.7V Open Drain Output Short Circuit Current ...... 100mA Junction Temperature ..................................... 150C ESD Rating per JEDEC ................................. 2000V Latch-Up testing per JEDEC .................. 100mA RECOMMENDED OPERATING CONDITIONS Temperature Range (Industrial) ......... -40C to 85C (Commercial) .......... -5C to 70C Supply Voltage (V12) (IDD = 3 mA) ............11V to 13V Thermal Resistance (JA) 28-pin QFN ........ 79C/W Thermal Resistance (JA) 28-pin SOIC ...... 80C/W Moisture Classification Level 1 (MSL 1) per J-STD-020 Reliability Characteristics: Data Retention ................................... 100 Years Endurance ..................................100,000 Cycles Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. DC OPERATING CHARACTERISTICS Over recommended operating conditions, unless otherwise noted. All voltages are relative to VSS. Symbol V12 I12 VGATEHI VGATELO VSENSE ISENSE VENTS VENTSHYST VIH VIL VOL IIL IIL (PD) IIH (RESET#) VGT Notes: Parameter Supply Voltage Supply Current VGATEA, VGATEB, VGATE_HS High Voltage VGATEA, VGATEB, VGATE_HS Low Voltage Drain Sense Threshold Drain Sense Current EN/TS Threshold EN/TS Hysteresis RESET#, PD1, PD0, SCL, SDA, FBA, FBB, FBC, FBD FAULT#, PUPA, PUPB, PUPC, PUPD (1) Conditions I12 = 4mA Min. 11 2 V12 - VGT Typ. 12 Max. 13 13 V12 0.1 Units V mA V V V A V mV V V V A A A IGATE = 1mA VSENSE = VSS 2.45 9 2.45 3 -0.1 IOL = 3mA 0 2.50 10 2.50 10 2.55 11 2.55 5 2 0.4 1 SCL, SDA, CBSENSE, EN/TS, FBA, FBB, VIL = VSS FBC, FBD PD1, PD0 RESET# VGATE_HS Threshold 1 - This value is set by the RD resistor (see page 22, Dropper Resistor Selection). VIL = VSS VIH = 5V_CAP 1.5 10 10 2.5 4 V Summit Microelectronics, Inc 2080 2.0 07/21/05 7 SMH4814 Preliminary Information DC OPERATING CHARACTERISTICS (Continued) Over recommended operating conditions, unless otherwise noted. All voltages are relative to VSS. DC Programmable Functions (Note 2) Symbol VUV VUVHYS VOV VOVHYS VCB VCBMAX VCR VQCB IVGHS_MAX Parameter Under-Voltage Threshold Under-Voltage Hysteresis Over-Voltage Threshold Over-Voltage Hysteresis Circuit Breaker Threshold Circuit Breaker Threshold MAX Current Regulation Level Programmable Quick Trip Circuit Breaker Threshold Voltage VGATE_HS Maximum Current Conditions Default 2.864V Default 160mV Default 3.072V Default 160mV Default 50mV Default 256mV Default VCB+25% Default 100mV Default 72A VGATE = 5V Min. -5 -5 -5 -5 -5 -5 -5 -5 -5 Typ. VUV VUVHYS VOV VOVHYS VCB VCBMAX VCR VQCB IVGHS_MAX Max. +5 +5 +5 +5 +5 +5 +5 +5 +5 Units % % % % % % % % % IVGATEA/B Programmable IVGATEA, IVGATEB Default 50A -25 IVGATEA/B 25 % IFEED_SEL Programmable FEED current of the selected feed (A or B) Default 18A -5 IFEED_SEL 5 % IFEED_UNSEL Programmable FEED current of the unselected feed (A or B) Default 26A -5 IFEED_UNSEL 5 % Notes: 2 - Default values listed; refer to the Configuration Registers description for the range of values allowed. Summit Microelectronics, Inc 2080 2.0 07/21/05 8 SMH4814 Preliminary Information AC OPERATING CHARACTERISTICS Over recommended operating conditions, unless otherwise noted. All voltages are relative to VSS. Symbol tQTSD Parameter Quick Trip Shutdown Conditions Fig 10, 10% overdrive to start of VGATE_HS turn-off Min. Typ. 200 Max. Units ns AC Programmable Functions (Note 2) Symbol tCBD tPGD tCYC tPUOVF tPDD tSTT tGLITCH tPCR Notes: Parameter Conditions Min. -15 -15 -15 -15 -15 -15 -15 -15 Typ. tCBD tPGD tCYC tPUOVF tPDD tSTT tGLITCH tPCR Max. +15 +15 +15 +15 +15 +15 +15 +15 Units % % % % % % % % Programmable Over-Current Glitch Filter Default 40s (2) Programmable Power Good Delay Default 64ms (2) Circuit Breaker Cycle Mode Cycle Time Default 5.4s (2) Programmable Under/Over-Voltage Filter Default 64ms (2) Programmable Pin Detect Delay Programmable Sequence Termination Timer Glitch Filter Programmable Current Regulation Default 64ms (2) Default 64ms (2) Default 40s (2) Default 64ms (2) 2 - - Default values listed; refer to the Configuration Registers description for the range of values allowed. Summit Microelectronics, Inc 2080 2.0 07/21/05 9 SMH4814 Preliminary Information I2C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS - 100/400kHz Over recommended operating conditions, unless otherwise noted. All voltages are relative to VSS. See Figure 4 Timing Diagram. 100kHz 400kHz Symbol Description Conditions Min Typ Max Min Typ Max Units fSCL tLOW tHIGH tBUF tSU:STA tHD:STA tSU:STO tAA tDH tR tF tSU:DAT tHD:DAT TI tWR SCL Clock Frequency Clock Low Period Clock High Period Bus Free Time Start Condition Setup Time Start Condition Hold Time Stop Condition Setup Time Clock Edge to Data Valid Data Output Hold Time SCL and SDA Rise Time SCL and SDA Fall Time Data In Setup Time Data In Hold Time Noise Filter SCL and SDA Write Cycle Time Noise suppression Memory Array SCL low to valid SDA (cycle n) SCL low (cycle n+1) to SDA change Note 1/ Note 1/ Before New Transmission - Note 1/ 0 4.7 4.0 4.7 4.7 4.0 4.7 0.2 0.2 100 0 1.3 0.6 1.3 0.6 0.6 0.6 400 KHz s s s s s s 3.5 0.2 0.2 0.9 s s 1000 300 250 0 100 5 150 0 100 1000 300 ns ns ns ns ns 5 ms Note: 1/ - Guaranteed by Design. TIMING DIAGRAMS tR SCL t SU:SDA SDA (IN) tF tHD:SDA tHIGH tW R (For W rite Operation O nly) tLOW tSU:DAT tSU:STO tBUF t HD:DAT tAA SDA (OUT) tDH Figure 4 . Basic I2C serial interface timing diagram for the Bus Interface and Memory timing. The table above lists the AC timing parameters. One bit of data is transferred during each clock pulse. Note that data must remain stable when the clock is high. Summit Microelectronics, Inc 2080 2.0 07/21/05 10 SMH4814 Preliminary Information TIMING DIAGRAMS (CONTINUED) 0 PUPA FBA 3 PUPA FBA Summit Microelectronics, Inc 2080 2.0 07/21/05 11 SMH4814 Preliminary Information TIMING DIAGRAMS (CONTINUED) Power-on Timing Figure 7 illustrates some power on sequences, including the UV and OV differentials to their reference, and Power Good cascading. Refer to the table on page 17 for more information on the tPDD and tCBD timings. V12 11VV1213V OV PD0 PD1 tPDD V12-VGT VGATE_HS V12 DRAIN SENSE 5V 2.5VREF Programmable level - VCB CBSENSE Summit Microelectronics, Inc 2080 2.0 07/21/05 12 SMH4814 Preliminary Information APPLICATIONS INFORMATION General Purpose EEPROM The SMH4814 has 256 bytes of general-purpose EEPROM memory available to the user. These 2kbits of EEPROM are accessible via the I2C interface at slave address 1010 or 1011, beginning at word address 0 (0x000) and ending at word address 255 (0x0FF). Refer to the I2C 2-Wire Serial Interface section for more information. Configuration Registers There are also 20 user-programmable, non-volatile configuration registers on the SMH4814. The configuration registers are accessible via the IIC interface at the same slave address as the general purpose EEPROM, beginning at word address 256 (0x100) and ending at address 271 (0x113). These locations will be referred to throughout this document as registers R00 through R13. Individual bits or ranges of bits will be further denoted with square brackets. For example, R00[3:0] refers to Register 0x100, bits 3 through 0. R0D[6,2] refers to Register 0x10D, bits 6 and 2. The configuration registers are responsible for setting all of the programmable parameters described within this document. Refer to the Configuration Register Tables for more detailed information about all the register settings. Pin Detection There are several enabling inputs that allow the host to control the SMH4814. The Pin Detect signals (PD1 and PD0) are two active high enables that are generally used to indicate that the add-in circuit card is properly seated. These inputs must be held high for a pin-detect delay period of tPDD before a power-up sequence may be initiated. This is typically done by clamping the inputs to 5v through the implementation of an ejector switch, or alternatively through the use of staggered pins at the card-cage interface. -48V A CHASSIS CARD 100k -48V Ret RD V12 PD1 SMH4814 PD0 VSS -48V B 100k Short Pins Figure 8 - PD1 and PD0 Inputs, Physical Offset Two shorter pins, arranged at opposite ends of the connector, force the card to be fully seated before both pin detects are enabled. It is important to use limiting resistors (typically 100k to 1M) in series with the PD inputs to avoid damaging them. An internal shunt prevents the voltage on those pins from reaching unsafe levels. The PD inputs may be disabled using R0F[2]; however, even if the Pin Detect inputs are disabled or tied directly to 5V, the device must still wait a pin detect delay period before starting up. The pin detect delay (tPDD) timing parameter is controlled by bits R00[3:0]. Refer to Register R00 and R0F for detailed programming information. EN/TS Input The EN/TS input provides an active high comparator input that may be used as a master enable or temperature sense input. This input signal must exceed 2.5V to enable the FET turn-on sequence. If EN/TS drops below the 2.5V sense level, the device may be configured to set the FAULT# output or not, and initiates either a Forced Shutdown or Power Down sequence. These options are set using R0D[6,2]. Summit Microelectronics, Inc 2080 2.0 07/21/05 13 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Under-/Over-Voltage Sensing The Under-Voltage (UV) and Over-Voltage (OV) inputs provide a set of comparators that act in conjunction with an external resistive divider ladder to sense whether or not the host supply voltage is within the user-defined limits. The power-up sequence is initiated when the input to the UV pin rises above Vuv and the input to the OV pin remains below Vov for a period of at least tPDD (Pin Detect Delay time). The tPDD filter helps prevent spurious start-up sequences while the card is being inserted. The default values for Vuv and Vov are 2.86V and 3.07V, respectively. This ratio allows the UV and OV input to be tied together and accommodates standard telecom over and under voltage input ranges. Alternatively, Vuv and Vov may be programmed independently to one of four values, determined by R09[3:0]. Under-/Over-Voltage Filtering If UV falls below Vuv-Vuvhys or OV rises above Vov for a period of time determined by the UV/OV glitch filter (R06[7:6]), the PUPX and VGATEX outputs may be disabled immediately. Alternatively, the SMH4814 can be configured so that an out-of- tolerance condition on UV or OV does not shut off the output immediately. Instead, a filter delay may be inserted so that only sustained under-voltage or over-voltage conditions of longer than the filter delay time (tPUOVF in Figure 9) can shut off the output. The UV and OV filters are enabled with bits 0 and 1, respectively, of register R0F. Refer to R04[3:0] for more information on the filter delay options. Figure 9 shows a sample waveform for when the under-voltage filter is enabled. UV Vuv-Vuvhys tPUOVF VGATE_HS Figure 9 - Example Under-Voltage Filter Timing Under-/Over-Voltage Latching By default, an out-of-tolerance condition on UV/ OV will shut off the outputs until the offending condition goes away. At that point, the entire turn on sequence may start over. However, an over or under voltage condition may also be programmed to cause a FAULT condition, using R0D[1:0]. In this case the FAULT# output is asserted, and the user is required to reset the Fault condition before the device will go through another power-up sequence. Under-/Over-Voltage Hysteresis The Under and Over Voltage comparator inputs may be configured with a programmable level of hysteresis using Register R08. The falling voltage compare level may be set from 32mV to 512mV below the nominal value, in steps of 32mV. The rising voltage compare level is fixed at either Vuv or Vov, depending on the input. The default under and over voltage hysteresis level is set to 160mV. Soft Start Slew Rate Control Once all of the preconditions for powering up the DC/DC controllers have been met as explained in the previous sections, the SMH4814 provides a means to soft start the external power MOSFET. It is important to limit in-rush current to prevent damage to the add-in card or disruptions to the host power supply. Summit Microelectronics, Inc 2080 2.0 07/21/05 14 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) The SMH4814 provides three methods for controlling inrush current. The first method entails limiting the current being sourced from the VGATE_HS pin. The maximum current out of this pin (IVGHS_MAX) is a programmable value from 8ua to 128a (nominal), based on register R0E[3:0]. The importance of having a current-limited gate drive is that the slew rate of the load voltage is roughly equivalent to the slew rate of the FET gate to drain capacitance, once the gate to source potential has reached the FET's threshold voltage. This slew rate (computed by dividing the gate current by the gate-drain capacitance) may be easily modified by adjusting the gate-drain capacitance, which may be a discrete component or capacitance built into the FET structure, or by adjusting the gate current. A second tool for limiting inrush current is based on further controlling the current being sourced from VGATE_HS. The SLEW_CNTL pin may be used to cause the gate current to linearly ramp from 0A to the maximum amount (described above) in the following manner. On power-up, SLEW_CNTL is clamped at VSS; when VGATE_HS is enabled, SLEW_CNTL outputs 5A drawn from the internal 5V supply. If bit 4 of register R0E is set high, then the current out of VGATE_HS is reduced by the ratio of the voltage on SLEW_CNTL divided by 2.5V. Once SLEW_CNTL exceeds 2.5V, then the current is limited to IVGHS_MAX. The advantage of ramping the gate current from zero up to its maximum amount is that the corresponding inrush current will follow a similar pattern, which may lead to less disruption to the overall system. The rate at which the gate current increases is determined by the size of the external capacitor connected to the SLEW_CNTL pin. The third method for controlling inrush current is based on the SMH4814's Current Regulation feature. Described in more detail in a later section, this feature regulates the current through the FET, and therefore the voltage across an external sense resistor as measured by the CBSENSE input, by controlling VGATE_HS. Normally, this operation attempts to keep CBSENSE from exceeding a programmable threshold voltage, VCR; however, when the load is being initially powered, the regulation point at which CBSENSE is held may be gradually ramped from zero up to VCR. This feature is enabled by setting bit 5 of register R0E high, and by selecting a ratio using R0E[7:6]. In this case, CBENSE is regulated to the voltage on SLEW_CNTL times the ratio determined by R0E, up to the value of VCR. The methods described here for controlling inrush current may be used separately or together. Once the voltage on SLEW_CNTL is within a p-ch threshold voltage of 5V_CAP, it must remain above this voltage. Load Control -- Sequencing the Secondary Supplies The PUPA through PUPD output pins are used to enable the external DC/DC controllers. Once the load has been fully powered, PUP sequencing may begin. The SMH4814 checks that two conditions have been met to indicate that the load is fully powered: 1) DRAIN SENSE input voltage must be < 2.5V And 2) VGATE_HS voltage must be > V12 - VGT. The DRAIN SENSE input helps ensure that the power MOSFET is not absorbing excessive steady state power from operating at a high VDS. This sensor remains active at all times (except when current regulation is enabled). The VGATE sensor makes sure that the power MOSFET is operating well into its saturation region before allowing the loads to be switched on. Once VGATE reaches V12 - VGT this sensor is latched. PUP Outputs The SMH4814 has four programmable-polarity, opendrain PUP (Power-Up Permitted) outputs that may be used to control the sequencing order of DC-DC converters. After the soft start process has been completed and the load capacitance has been fully charged, there are four sequential time slots into which each of the PUP outputs may be assigned (Figure 5). A given time slot may have more than one PUP output assigned to it; likewise, a time slot may have no PUP outputs assigned to it. Time Slot 0 begins after the gate of the main soft-start FET is fully enhanced and the load is fully charged. Summit Microelectronics, Inc 2080 2.0 07/21/05 15 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) The duration of each time slot is programmable to one of 16 values ranging from 250s to 768ms. When Time Slot 0 times out, then the PUP outputs assigned to that time slot are enabled. Time Slot 1 begins when the affiliated feedback pins are pulled high. For example, if PUPA and PUPC are assigned to Time Slot 0, then Time Slot 1 begins only after PUPA and PUPC are enabled, and FBA and FBC are pulled high. If there are no PUP outputs assigned to a given time slot, then the next time slot commences as soon as the current time slot times out. This process continues until all four time slots have timed out and all feedback pins have been pulled high. At this point, the brick sequencing is complete. The device also sequences down in the same manner (Figure 6). The PUPx outputs have a 12V withstand capability, so high voltages must not be connected to these pins. Bipolar transistors or opto-isolators can be used to boost the withstand voltage to that of the host supply FB Inputs The FBx pins are designed to receive feedback from the secondary side of the bricks and are used to indicate that an enabled brick has powered up properly. The previous section described the PUPX output enabling sequence when the SMH4814 receives the expected feedback from the secondary side. This section describes what happens when a FBX pin stays low or goes low unexpectedly. As described above, when a given time slot times out, the appropriate PUP output is enabled. The next time slot will not commence until the associated FB pin is pulled high. The sequence termination timer (STT) is used to protect against a stalled Power-on sequence. This timer commences when the PUPx outputs within a given time slot are enabled, and it continues running until either all associated FBx inputs go high or the sequence termination timer times out (tSTT). If the STT times out before the appropriate FB inputs go high the device will power down the PUP and VGATE outputs. This control mechanism allows supplies that have dependencies based on the other voltages in the system to be cascaded properly. The status registers contain bits that indicate the sequence has been terminated and in which sequence position the timer timed out. Active FET Gate Control Throughout the power-up process, the Active-ORing FET's are kept off. Current flows by means of the body diodes of those MOSFET devices. Once all of the PUP outputs of the SMH4814 have been enabled, one of the Active-ORing FET's may now be enabled. Initially, the feed with the lowest negative potential is the one selected to power the load. To determine the lowest supply, an on-board comparator determines which input (FEEDA or FEEDB) is lower. Since the actual feeds may both be below VSS due to the drop across the body diodes, the FEEDA and FEEDB inputs are level shifted up by delivering a current across a dropper resistor (typically 100k). The FEED output current is programmable from 10A-25A, using R07[7:4]. The VGATE output corresponding to the lowest FEED input is driven to V12. The FEEDA and FEEDB inputs are continually monitored for the lowest input level so that the corresponding power feed will be the one used to energize the load. However, once one of the Active FET gates has been driven high, the level shifting currents being delivered out of FEEDA and FEEDB may be skewed to offer some degree of hysteresis. The current driven out of the non-selected feed is increased by anywhere from 0 to 15A, as determined by R07[3:0]. The effect of the increased current is to make the non-selected feed appear to have an even higher potential, and thereby offering a level of hysteresis. The hysteresis will help to reduce the amount of unnecessary switching between feeds in cases where the two potentials are very close together or where there is excessive noise on the feeds. When it is determined that the selected feed is no longer the most appropriate one to power the load, the corresponding VGATE output is immediately switched off via a powerful pull-down device. The complementary output is then enabled using a current limited pull-up. The amount of current is selectable from 10A -200A using R05[5:4]. Summit Microelectronics, Inc 2080 2.0 07/21/05 16 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Circuit Breaker Operation The SMH4814 provides a highly configurable method for detecting and controlling over-current events. A sustained over-current condition can cause physical damage to the card edge connector, the load circuitry, and may even disrupt operation of other cards in the system. To detect such over-current conditions, a series sense resistor (RS) is connected between the MOSFET source (which is tied to CBSENSE) and VSS. The board's load current passes through the sense resistor, and the CBSENSE input is monitored for excessive voltage drop across RS. The SMH4814 compares the CBSENSE input against three important voltage levels (VCB, VQCB, and VCR) and takes appropriate action as each successive level is reached. The first voltage, VCB, is the circuit breaker trip point, which is determined by R0A[7:0]. VCB may be set to any one of 256 levels up to a maximum voltage of VCBMAX, which is a configurable voltage of 128mV, 256mV, 512mV or 1024mV, as determined by R09[5:4]. For example, if VCBMAX is set to 256mV, then VCB may be programmed to any value between 0 and 255mV, in 1mV increments. (Refer to the Register Description for more information.) If CBSENSE exceeds VCB for a period of time longer than the glitch filter delay associated with that input, tCBD (set using R06[1:0]), then the device is considered to be in an over-current state. Once in an over-current state, the SMH4814 will either shut down immediately, or if the Current Regulation option is selected (R05[3]), the device will begin another timer. Refer to the description of Current Regulation for more information on these actions. Quick-TripTM Circuit Breaker The second voltage level that the CBSENSE input is compared against is the Quick-TripTM Circuit Breaker level, VQCB. VQCB is determined by the contents of R0B[7:0], in a manner similar to VCB. (Note that the value stored in R0B is a 2's complement number; refer to the Register Description for more information.) Unlike the VCB comparator, the output of the VQCB comparator is a high-speed, non-filtered signal designed to shutdown the MOSFET gate very quickly. If the Current Regulation option is not selected, then exceeding the Quick-Trip level causes an immediate shutdown of the PUP outputs and MOSFET gate; however, if Current Regulation is selected, the PUP outputs will not be immediately shut off. Refer to the description of Current Regulation for more information. Figure 10 shows the circuit breaker `Quick Trip' response. In this figure, the voltage rises above VQCB, causing VGATE to be deasserted. Figure 10 - Circuit Breaker Quick Trip Response without current regulation. Current Regulation The Current Regulation mode is an optional feature that provides a means to regulate current through the MOSFET for a programmable period of time. This mode allows the system to "ride out" temporary disruptions that might otherwise cause traditional circuit breakers to trip. The Current Regulation trip point, VCR, is the third voltage level against which the CBSENSE input is compared. VCR is determined by register R09[7:6] and is expressed as a percentage above the VCB level. There are four choices: 12.5%, 25%, 50% and 100%. Note that the Quick-Trip level VQCB should be chosen to fall above VCR in order for Current Regulation to be effective. Current Regulation works by modulating VGATE_HS so that CBSENSE is always less than or equal to VCR. In order to avoid overheating the MOSFET by operating in its linear region for too long, a timer is started whenever CBSENSE goes above VCB or VGATE_HS falls at least VGT below V12. If either of these conditions exist for the duration of the current regulation timer, tCR, then the PUP and VGATE outputs are shut down. There are actually two different Current Regulation timers; R00[7:4] controls the timing for the initial VGATE_HS turn on, and R04[7:4] controls the timing for all subsequent current regulation events. Summit Microelectronics, Inc 2080 2.0 07/21/05 17 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) In the case when Current Regulation is enabled and CBSENSE exceeds VQCB before the circuitry has time to modulate VGATE_HS, the Quick-Trip circuit assists the modulation by pulling down on the gate immediately. Rather than pull all the way to VSS, the Quick-Trip circuitry may also be configured to only pull down to within one, two or three diode of VSS (R05[7:6]). Once CBSENSE falls back below VQCB, the pull-down circuitry will shut off. By this point, the Current Regulation circuit will have had time to activate, and VGATE_HS will be modulated to keep the CBSENSE level at VCR. Figure 11 and Figure 12 illustrate the current regulation function. tCBD CBSENSE VCB tCBD VCB tCYC VGATE_HS 0V Figure 11 - Current Regulation With Recovery tPCR VQCB CBSENSE 0V 12V VGATE_HS VCR Figure 13 - Circuit Breaker Duty Cycle Operation with RESET# High tCBD VCB VCB CBSENSE tPDD VGATE_HS 0V tCBRST RESET# Figure 12 - Current Regulation Without Recovery Figure 14 - Circuit Breaker Reset with RESET# Summit Microelectronics, Inc 2080 2.0 07/21/05 18 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Command Register: The command register (Table 1) provides useful software functionality for the SMH4814. It is accessed using the 1001 slave address, and a word address of 0x000. To invoke any of the functions of the command register, simply write a "1" to the appropriate bit position. The other bits should receive a "0". Note that invoking contradictory commands, such as Power Down and Power Up, simultaneously will cause indeterminate results. The following table describes the command byte: Bit 7 6 5 4 3 2 1 0 Description Clear Fault Check Fuse Clear WP Set WP Check Short FET Forced Shut Down Power Down Power Up Serial Interface The SMH4814 uses the industry standard I2C, 2-wire serial data interface. This interface provides access to the general purpose EEPROM, the command and status registers, and the configuration registers. The interface has two address inputs A1 and A2 (determined by R0F[7:6]), allowing up to four devices on the same bus. This allows multiple devices on the same board or multiple boards in a system to be controlled with two signals; SDA and SCL. Device configuration utilizing the Windows based SMH4814 graphical user interface (GUI) is highly recommended. The software is available from the Summit website (www.summitmicro.com/). Using the GUI in conjunction with this datasheet, simplifies the process of device prototyping and the interaction of the various functional blocks. A programming Dongle (SMX3200) is available from Summit to communicate with the SMH4814. The Dongle connects directly to the parallel port of a PC and programs the device through a cable using the I2C bus protocol. Status/Fault Registers: There are three Status/Fault Registers, accessed at slave address 1001 with address bit A8 set low, at word address 0x02-0x04. These registers generally act as status registers, giving the user the current state of the device. However, when a fault occurs, the state of the device becomes latched, allowing the user to access the state of the part at the time of fault. Once latched into the Fault state, the only way to set these registers back to Status registers is to use the command register to clear the fault. Refer to the Status/Fault Register Tables (page 40) for more detailed information about the meaning of each bit. Table 1 - Command Register Summit Microelectronics, Inc 2080 2.0 07/21/05 19 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) IC 2 RPD 100k RS 1k -48V Ret. C5C 0.1F RD 6.8k 1/2W VIN- 5V_CAP ON/OFF Pin Detect 1 SDA FBA SCL FBC FBD FBB RPD1 1M R3 PD1 UV R2 OV R1 V12 100K ON/OFF VIN+ VOUT+ DC-to-DC Converter A VOUT- VIN+ PUPA PUPB DRAIN SENSE PUPC VIN- VOUT+ DC-to-DC Converter B VOUT- SLEW_CNTL SMH4814 CBSENSE FEEDA FEEDB VGATEA VGATEB VGATE_HS RA -48V A -48V B RB RSHS RGA 10 RGB 10 VINPrimary ON/OFF RGHS 10 RT 100k VIN- ON/OFF Pin Detect 0 RPD0 1M VSS PD0 PUPD VIN+ VOUT+ DC-to-DC Converter C VOUT- Figure 15A - Full Application Schematic with all isolation components shown. The value of RD can be chosen to be a single 1/2W resistor as shown or a parallel combination of smaller 1/10W resistors as shown in Figure 15B. CSC 0.01F VIN+ VOUT+ DC-to-DC Converter D VOUTSecondary Summit Microelectronics, Inc 2080 2.0 07/21/05 20 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Operating at High Voltages The breakdown voltage of the external active and passive components limits the maximum operating voltage of the SMH4814 hot-swap controller. Components that must be able to withstand the full supply voltage are: the input and output decoupling capacitors, the protection diode in series with the DRAIN SENSE pin, the power MOSFET switch and the capacitor connected between its drain and gate, the high-voltage transistors connected to the power good outputs, and the dropper resistor connected to the controller's VDD pin. Over-Voltage and Under-Voltage Resistors In Figure 15A, the three resistors (R1, R2, and R3) connected to the OV and UV inputs must be capable of withstanding the maximum supply voltage of several hundred volts. The resistor values should be chosen so that the UV or OV input reaches its corresponding trip point (Vuv or Vov) when the incoming power feed reaches its low or high operational limit. As the input impedance of UV and OV is very high, large value resistors can be used in the resistive divider. The divider resistors should be high stability, 1% metal-film resistors to keep the under-voltage and over-voltage trip points accurate. Telecom Design Example A hot-swap telecom application may use a 48V power supply with a -25% to +50% tolerance (i.e., the 48V supply can vary from 36V to 72V). The formula for calculating R1, R2, and R3 are as follows. First, a peak current, IDMAX, must be specified for the resistive network. The value of the current is arbitrary, but it cannot be too high (self-heating in R3 becomes a problem), or too low (the value of R3 becomes very large, and leakage currents can reduce the accuracy of the OV and UV trip points). The value of IDMAX should be 200A for the best accuracy at the OV and UV trip points. A value of 250A for IDMAX is used to illustrate the following calculations. With VOV (2.864V) being the over-voltage trip point, R1 is calculated by the formula: Substituting: 2.864V = 11.46 k R1 = 250A The closest standard 1% resistor value is 11.8k Next the minimum current that flows through the resistive divider, IDMIN, is calculated from the ratio of minimum and maximum supply voltage levels: ID M IN = ID M A X x VS MIN VSMA X Substituting: ID M IN = 250 A x 36V = 125 72 V Now the value of R3 is calculated from IDMIN: R3 = VS M IN x VU V IDM IN VUV is the under-voltage trip point, also 2.864V. Substituting: R3 = 36V x 2.864V = 825 k 125 The closest standard 1% resistor value is 825k Then R2 is calculated: VUV (R1 + R2) = ID MIN Or VUV R2 = ID - R1 MIN Substituting: R2 = 2.864V - 11.8 k = 20 k - 10 k = 11 k 125 VOV R1 = ID MA X An Excel spread sheet is available at: (http://www.summitmicro.com/) or contact Summit to simplify the resistor value calculations and tolerance analysis for R1, R2, and R3. Summit Microelectronics, Inc 2080 2.0 07/21/05 21 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Dropper Resistor Selection The SMH4814 is powered from the high-voltage supply via a dropper resistor, RD. The dropper resistor must provide the SMH4814 (and its loads) with sufficient operating current under minimum supply voltage conditions, but must not allow the maximum supply current to be exceeded under maximum supply voltage conditions. The dropper resistor value is calculated from: In circumstances where the input voltage may swing over a wide range (e.g., from 20V to 100V) the maximum current may be exceeded. In these circumstances it may be necessary to add an 11V Zener diode between VDD and VSS to handle the wide current range. The Zener voltage should be below the nominal regulation voltage of the SMH4814 so that it becomes the primary regulator. MOSFET VDS(ON) Threshold The drain sense input on the SMH4814 monitors the voltage at the drain of the external power MOSFET switch with respect to VSS. When the MOSFET's VDS is below the user-defined threshold the MOSFET switch is considered to be ON. The VDS(ON)THRESHOLD is adjusted using the resistor, RT. The VDS(ON)THRESHOLD is calculated from: VDS (ON)T HRESHO LD = V SENSE - (ISE NSE x RT) RD = VS MIN - VDD MA X I D D - ILO A D where VSMIN is the lowest operating supply voltage, VDDMAX is the upper limit of the SMH4814 supply voltage, IDD is minimum current required for the SMH4814 to operate, and ILOAD is any additional load current from the 2.5V and 5V outputs and between VDD and VSS. Calculate the minimum wattage required for RD from: PR0 (VS M A X - VDDM I N )2 RD where VDDMIN is the lower limit of the SMH4814 supply voltage, and VSMAX is the highest operating supply voltage. The dropper resistor value should be chosen such that the minimum and maximum IDD and VDD specifications of the SMH4814 are maintained across the host supply's valid operating voltage range. First, subtract the minimum VDD of the SMH4814 from the low end of the voltage, and divide by the minimum IDD value. Using this value of resistance as RD find the operating current that would result from running at the high end of the supply voltage to verify that the resulting current is less than the maximum IDD current allowed. If some range of supply voltage is chosen that would cause the maximum IDD specification to be violated, then an external zener diode with a breakdown voltage of ~12V should be used across VDD. As an example of choosing the proper RD value, assume the host supply voltage ranges from 36 to 72V. The largest dropper resistor that can be used is: (36V-11V)/3mA = 8.3k. Next, confirm that this value of RD also works at the high end: (72V-13V)/8.3k = 7.08mA, which is less than 8mA. The VDS(ON)THRESHOLD varies over temperature due to the temperature dependence of ISENSE. The calculation below gives the VDS(ON)THRESHOLD under the worst case condition of 85C ambient. Using a 100k resistor for RT gives: VDS(ON)TH RESHOLD = 2.5V - (15A x 100k) = 1V The voltage drop across the MOSFET switch and sense resistor, VDSS, is calculated from: VDSS = I D (RS + RD SON) where ID is the MOSFET drain current, RS is the circuit breaker sense resistor and RDSON is the MOSFET on resistance. Summit Microelectronics, Inc 2080 2.0 07/21/05 22 SMH4814 Preliminary Information APPLICATIONS INFORMATION (CONTINUED) Figure 15B - ATCATM application Schematic Summit Microelectronics, Inc 2080 2.0 07/21/05 23 SMH4814 Preliminary Information I2C 2-WIRE SERIAL INTERFACE Programming Information I2C Bus Interface The I2C bus interface is a standard two-wire serial protocol that allows communication between integrated circuits. The data line (SDA) is a bidirectional I/O; the clock line (SCL) runs at speeds of up to 400kHz. The SDA line must be connected to a positive logic supply through a pull-up resistor located on the bus. Start and Stop Conditions Both the SDA and SCL pins remain high when the bus is not busy. Data transfers between devices may be initiated with a Start condition. A high-to-low transition of the SDA input while the SCL pin is high is defined as a Start condition. A low-to-high transition SDA while SCL is high is defined as a Stop condition. Figure 16 shows a timing diagram of the start and stop conditions. Acknowledge Data is always transferred in bytes. Acknowledge (ACK) is used to indicate a successful data transfer. The transmitting device releases the bus after transmitting eight bits. During the ninth clock cycle the Receiver pulls the SDA line low to acknowledge that it received the eight bits of data. This is shown by the ACK callout in Figure 17. When the last byte has been transferred to the Master during a read of the SMH4814, the Master leaves SDA high for a Not Acknowledge (NACK) cycle. This causes the SMH4814 part to stop sending data, and the Master issues a Stop on the clock pulse following the NACK. Figure 17 shows the Acknowledge timing. Figure 17 - Acknowledge Timing Read and Write Figure 16 - Start and Stop Conditions Master/Slave Protocol The master/slave protocol defines any device that sends data onto the bus as a transmitter, and any device that receives data as a receiver. The device controlling data transmission is called the Master, and the controlled device is called the Slave. In all cases the SMH4814 is referred to as a Slave device since it never initiates any data transfers. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock high time, because a change on the data line while SCL is high is interpreted as either a Start or a Stop condition. The first byte from a Master is always made up of a 7bit Slave address and the Read/Write (R/W) bit. The R/W bit tells the Slave whether the Master is reading data from the bus or writing data to the bus (1 = Read, 0 = Write). The first four of the seven address bits are called the Device Type Identifier (DTI). In the case of the SMH4814, the next two bits are Bus Address values , used to distinguish multiple devices on a common bus. The seventh bit of the slave address represents the ninth bit of the word address. The SMH4814 issues an Acknowledge after recognizing a Start condition and its DTI. Figure 18 shows an example of a typical master address byte transmission. Summit Microelectronics, Inc 2080 2.0 07/21/05 24 SMH4814 Preliminary Information I2C 2-WIRE SERIAL INTERFACE (CONTINUED) Random Access Read Random address read operations allow the Master to access any memory location in a random fashion. This operation involves a two-step process. First, the Master issues a Write command which includes the Start condition and the Slave address field (with the R/W bit set to Write) followed by the address of the word it is to read. This procedure sets the internal address counter of the SMH4814 to the desired address. After the word address Acknowledge is received by the Master, it immediately reissues a Start condition followed by another Slave address field with the R/W bit set to Read. The SMH4814 responds with an Acknowledge and then transmits the 8 data bits stored at the addressed location. At this point, the Master sets the SDA line to NACK and generates a Stop condition. The SMH4814 discontinues data transmission and reverts to its standby power mode. Sequential Reads Sequential reads can be initiated as either a current address read or a random access read. The first word is transmitted as with the other byte Read modes (current address byte Read or random address byte Read). However, the Master now responds with an Acknowledge, indicating that it requires additional data from the SMH4814. The SMH4814 continues to output data for each Acknowledge received. The Master sets the SDA line to NACK and generates a Stop condition. During a sequential Read operation the internal address counter is automatically incremented with each Acknowledge signal. For Read operations all address bits are incremented, allowing the entire array to be read using a single Read command. After a count of the last memory address the address counter rolls over and the memory continues to output data. Figure 18 Transmission Typical Master Address Byte During a read by the Master device, the SMH4814 transmits eight bits of data, then releases the SDA line, and monitors the line for an Acknowledge signal. If an Acknowledge is detected, and no Stop condition is generated by the Master, the SMH4814 continues to transmit data. If an Acknowledge is not detected (NACK), the SMH4814 terminates any subsequent data transmission. The read transfer protocol on SDA is shown in Figure 19. Figure 19 - Read Protocol During a Master write, the SMH4814 receives eight bits of data, then generates an Acknowledge signal. It device continues to generate the ACK condition on SDA until a Stop condition is generated by the Master. The write transfer protocol on SDA is shown in Figure 20. Figure 20 - Write Protocol Summit Microelectronics, Inc 2080 2.0 07/21/05 25 SMH4814 Preliminary Information I C 2-WIRE SERIAL INTERFACE (CONTINUED) 2 Figure 21 - Typical EE Memory Write and Random Read Operations Register Access The SMH4814 contains a 2-wire bus interface for register access as explained in the previous section. This bus is highly configurable, while maintaining the industry standard protocol. The SMH4814 responds to one of two selectable Device Type Addresses: 1010BIN, generally assigned to NV-memories and the default address for the SMH4814, or 1011BIN. The Device Type Address is assigned by programming bit 3 of Register 0x0F. The configuration registers may be locked out by setting bit 5 of register 0x0F high. This is a one-time, non-reversible operation. The SMH4814 has two virtual address pins, A[2:1] (set with R0F[7:6]), associated with the 2-wire bus. The SMH4814 can be configured to respond to: 1. only to the proper serial data string of the Device Type Address and specific bus addresses (Register 0x0F, bit 4 cleared). 2. the Device Type Address and any bus address (Register 0x0F, bit 4 set). Slave Address Bus Address Register Type 1001BIN A2 A1 0 Command and Status Registers, 1010BIN or 1011BIN A2 A1 0 A2 A1 1 2-k Bits of General-Purpose Memory Configuration Registers Table 2 - Address bytes used by the SMH4814. Summit Microelectronics, Inc 2080 2.0 07/21/05 26 SMH4814 Preliminary Information I C PROGRAMMING INFORMATION (CONTINUED) 2 Master S T A R T 1 0 1 S A 0 Bus Address A 2 A 1 C 7 A C K C 6 Configuration Register Address W C 5 C 4 C 3 C 2 C 1 C 0 A C K D 7 D 6 D 5 Data D 4 D 3 D 2 D 1 D 0 A C K S T O P 1 Slave Figure 23 - Configuration Register Byte Write Master S T A R T 1 0 1 S A 0 Bus Address A 2 A 1 C 7 A C K C 6 Configuration Register Address C 5 C 4 C 3 C 2 C 1 C 0 A C K S T A R T 1 0 1 S A 0 Bus Address A 2 1 W 1 1 R A C K Slave Master D 7 Slave D 6 D 5 Data (1) D 4 D 3 D 2 D 1 D 0 A C K D 7 D 6 D 5 D 2 D 1 D 0 A C K D 7 D 6 D 5 Data (n) D 4 D 3 D 2 D 1 D 0 N A C K S T O P Figure 25 - Configuration Register Read Summit Microelectronics, Inc 2080 2.0 07/21/05 27 SMH4814 Preliminary Information I2C PROGRAMMING INFORMATION (CONTINUED) S T A R T 1 Slave 0 1 S A 0 S T O P D 2 D 1 D 0 A C K Master Bus Address A 2 A 1 C 7 A C K C 6 Configuration Register Address W C 5 C 4 C 3 C 2 C 1 C 0 A C K D 7 D 6 D 5 Data D 4 D 3 0 Figure 28 - General Purpose Memory Byte Write S T A R T 1 Slave 0 1 S A 0 S T A R T C 1 C 0 A C K 1 0 1 S A 0 Master Bus Address A 2 A 1 C 7 A C K C 6 Configuration Register Address W C 5 C 4 C 3 C 2 Bus Address A 2 0 / 1 0 0 R A C K Master D 7 Slave D 6 D 5 Data (1) D 4 D 3 D 2 D 1 D 0 A C K D 7 D 6 D 5 D 2 D 1 D 0 A C K D 7 D 6 D 5 Data (n) D 4 D 3 D 2 D 1 D 0 N A C K S T O P Figure 30 - General Purpose Memory Read Summit Microelectronics, Inc 2080 2.0 07/21/05 28 SMH4814 Preliminary Information I2C PROGRAMMING INFORMATION (CONTINUED) S T A R T 1 Slave 0 0 1 S T O P D 2 D 1 D 0 A C K Master Bus Address A 2 A 1 Command Register Address W A C K 0 0 0 0 0 0 0 0 A C K D 7 D 6 D 5 Data D 4 D 3 0 Figure 31 - Command Register Write S T A R T 1 Slave 0 0 1 Status Register Address W A C K 0 0 0 0 0 0 1 0 A C K S T A R T 1 0 0 1 Master Bus Address A 2 A 1 Bus Address A 2 A 1 A 0 0 R A C K Master D 7 Slave D 6 D 5 Data (1) D 4 D 3 D 2 D 1 D 0 A C K D 7 D 6 D 5 D 2 D 1 D 0 A C K D 7 D 6 D 5 Data (n) D 4 D 3 D 2 D 1 D 0 N A C K S T O P Figure 32 - Status Register Read Summit Microelectronics, Inc 2080 2.0 07/21/05 29 SMH4814 Preliminary Information DEVELOPMENT HARDWARE & SOFTWARE The end user can obtain the Summit SMX3200 programming system for device prototype development. The SMX3200 system consists of a programming Dongle, cable and WindowsTM GUI software. It can be ordered on the website or from a local representative. The latest revisions of all software and an application brief describing the SMX3200 is available from the website (www.summitmicro.com). The SMX3200 programming Dongle/cable directly between a PC's parallel port and application. The device is then configured via an intuitive graphical user interface drop-down menus. interfaces the target on-screen employing The Windows GUI software will generate the data and send it in I2C serial bus format so that it can be directly downloaded to the SMH4814 via the programming Dongle and cable. An example of the connection interface is shown in Figure 34. When design prototyping is complete, the software can generate a HEX data file that should be transmitted to Summit for approval. Summit will then assign a unique customer ID to the HEX code and program production devices before the final electrical test operations. This will ensure proper device operation in the end application. -48V RTN (0V) RD D1 1N4148 Top view of straight 0.1" x 0.1 closed-side connector. SMX3200 interface cable connector Pin 10, Reserved Pin 8, Reserved Pin 6, MR# Pin 4, SDA Pin 2, SCL Pin 9, 5V Pin 7, 10V Pin 5, Reserved Pin 3, GND Pin 1, GND V12 SMH4814 SDA SCL 10 8 6 4 2 9 7 5 3 1 0.1F VSS -48V Figure 34- SMX3200 Programmer I2C serial bus connections to program the SMH4814. Caution: Damage may occur when connecting the dongle to a system utilizing an earth-connected positive terminal. Summit Microelectronics, Inc 2080 2.0 07/21/05 30 SMH4814 Preliminary Information CONFIGURATION REGISTERS Configuration Registers: There are 20 user programmable configuration registers in the SMH4814. The following tables describe the configuration register bits in detail. In cases where a timer is used, refer to the Timers Table 3 for a description of the codes required for each timeout selection. Table 3 - Timers All timers may be configured to one of the following sixteen choices: Bit Code 0000 0001 0010 0011 Timer (ms) 0.25 2 8 12 Bit Code 0100 0101 0110 0111 Timer (ms) 16 24 32 48 Bit Code 1000 1001 1010 1011 Timer (ms) 64 96 128 192 Bit Code 1100 1101 1110 1111 Timer (ms) 256 384 512 768 Register R00 - Initial Current Regulation and PD power-on delay. Bits D[7:4] control the Initial Current Regulation Timer (defines the amount of time current regulation is allowed during initial power-on). Bits D[3:0] control the Pin Detect delay (defines the time from when the PD's are enabled and UV & OV are valid until VGATE_HS is allowed to turn on) D7 1 X Register R00 D6 D5 0 0 X X D4 0 X D3 X 1 D2 X 0 D1 X 0 D0 X 0 Action Initial Current Regulation Timer - 64ms, See Table 3 Pin Detect Delay - 64ms, See Table 3 Register R01 -Sequence position. Bits D[7:4] control the Time Slot 1 (time from FB high to second PUP allowed to go active). Bits D[3:0] control the Time Slot 0, which is the time from when the FET is fully on to when the first PUP goes active. Register R01 D7 D6 D5 1 X 0 X 0 X D4 0 X D3 X 1 D2 X 0 D1 X 0 D0 X 0 Action Time Slot 1 - Time from FBX high to second PUPX allowed to go active- 64ms, See Table 3 Time Slot 0 - Time from FBX high to first PUPX allowed to go active - 64ms, See Table 3 Summit Microelectronics, Inc 2080 2.0 07/21/05 31 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R02 -Time Slots. Bits D[7:4] control the Time Slot 1 (time from FB high to second PUP allowed to go active). Bits D[3:0] control the Time Slot 0 (time from FET fully on to first PUP allowed to go active). See timer table for bit codes. Register R02 D7 D6 D5 1 X 0 X 0 X D4 0 X D3 X 1 D2 X 0 D1 X 0 D0 X 0 Action Time Slot 3 - Time from FBX high to fourth PUPX allowed to go active - 64ms, See Table 3 Time Slot 2 - Time from FBX high to third PUPX allowed to go active - 64ms, See Table 3 Register R03 -Duty Cycle and Sequence Termination Timers. Bits D[7:4] control the Duty Cycle Timer (restart time after fault; short circuit detect cycle time; multiply standard times by 28X). Bits D[3:0] control the Sequence Termination Timer (defines time from PUP active until FB must go high). Register R03 D7 D6 D5 1 0 1 D4 1 D3 X D2 X D1 X D0 X Action Duty Cycle Timer - defines the time between when a Fault occurs and the device attempts to restart the power up sequence. Note that these times are actually 28X of that listed in the table. Sequence Termination Timer - time from when a PUP is enabled until its corresponding FB input must go high - 64ms, See Table 3 X X X X 1 0 0 0 Register R04 -Current Regulation and UV/OV Filter Timers. Bits D[7:4] control the Subsequent Current Regulation Timer (except for initial power on). Bits D[3:0] control the UV/OV Filter Timer (when enabled). Register R04 D7 D6 D5 1 0 0 D4 0 D3 X D2 X D1 X D0 X Action Current Regulation Timer - defines the amount of time that the FET can be held in the linear region to regulate current to the load - 64ms, See Table 3 UV/OV Filter Time - defines the length of time that an under or over voltage condition must be sustained to trip the sensor - 64ms, See Table 3 X X X X 1 0 0 0 Summit Microelectronics, Inc 2080 2.0 07/21/05 32 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R05 - Pull-downs, Pull-ups, current regulation and fault latch. Bits D[7:6] control the fast pull down level by the number of diodes connected in series with the gate pull-down transistor of the Quick Trip sensor. Bits D[5:4] control the GATEA/GATEB Pull-up Current. Bit D[3] controls the Current Regulation. Bit D[2] controls the Fault Latches Off versus Duty Cycle. Bits D[1:0] control the Drain Sense Glitch Filter. D7 0 0 1 1 Register R05 D6 D5 0 1 0 1 0 0 1 1 D4 0 1 0 1 D3 0 1 D2 0 1 D1 0 0 1 1 D0 0 1 0 1 Action Fast pull down level - no diodes connected in series with the gate pull-down transistor of the Quick Trip sensor. Fast pull down level -1 diode connected in series with the gate pull-down transistor of the Quick Trip sensor. Fast pull down level - 2 diodes connected in series with the gate pull-down transistor of the Quick Trip sensor. Fast pull down level - 3 diodes connected in series with the gate pull-down transistor of the Quick Trip sensor. VGATEA/VGATEB Pull-up Current 10a VGATEA/VGATEB Pull-up Current 50a VGATEA/VGATEB Pull-up Current 100a VGATEA/VGATEB Pull-up Current 200a) Enable Current regulation. Disable Current regulation. Fault condition must be manually cleared Fault cleared after Duty cycle timeout Drain Sense Glitch Filter is 1s. Drain Sense Glitch Filter is 14s. Drain Sense Glitch Filter is 40s. Drain Sense Glitch Filter is 119s. Summit Microelectronics, Inc 2080 2.0 07/21/05 33 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R06 - Glitch Filters. Bits D[7:6] control the UV/OV Glitch Filter. Bits D[5:4] control the RESET# Glitch Filter. Bits D[3:2] control the FBX Glitch Filter. Bits D[1:0] control the CBSENSE Glitch Filter. Register R06 D7 D6 D5 0 0 0 1 1 1 0 1 0 0 1 1 D4 0 1 0 1 D3 0 0 1 1 D2 0 1 0 1 D1 0 0 1 1 D0 0 1 0 1 Action UV/OV Glitch Filter is 1s. UV/OV Glitch Filter is 14s. UV/OV Glitch Filter is 40s. UV/OV Glitch Filter is 119s. RESET# Glitch Filter is 1s. RESET# Glitch Filter is 14s. RESET# Glitch Filter is 40s. RESET# Glitch Filter is 119s. FBX Glitch Filter is 1s. FBX Glitch Filter is 14s. FBX Glitch Filter is 40s. FBX Glitch Filter is 119s. CBSENSE Glitch Filter is 1s. CBSENSE Glitch Filter is 14s. CBSENSE Glitch Filter is 40s. CBSENSE Glitch Filter is 119s. Register R07 - FEEDA/B Current. Bits D[7:4] control the FEED Offset Current. Bits D[3:0] control the FEED Hysteresis Current D7 1 X Register R07 D6 D5 0 X 0 X D4 0 X D3 X 1 D2 X 0 D1 X 0 D0 X 0 Action FEED Offset Current is defined by the value in this register, plus 10 uA. The range of offset current is 10-25uA. The default value shown here represents 18uA (8b+10). FEED Hysteresis current ranges from 0-15ua. The default shown here is 8uA Summit Microelectronics, Inc 2080 2.0 07/21/05 34 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R08 - OV/UV Hysteresis. Bits D[7:4] control the OV Hysteresis Voltage level. Bits D[4:0] control the UV Hysteresis Voltage level. D7 0 Register R08 D6 D5 1 0 D4 0 D3 X D2 X D1 X D0 X Action OV Hysteresis = ((n+1)*32), where n is the value stored in bits 7:4. OV Hystersis ranges from 32mV to 512mV, with a default value (shown here) of 160mV UV Hysteresis = ((n+1)*32), where n is the value stored in bits 7:4. UV Hystersis ranges from 32mV to 512mV, with a default value (shown here) of 160mV X X X X 0 1 0 0 Register R09 - Current regulation Offsets, Current DAC max and OV/UV reference voltage Bits D[7:6] control the Current Regulation Offset. Bits D[5:4] control the Current DAC Max Voltage. Bits D[3:2] control the OV reference voltage range. Bits D[1:0] control the UV reference voltage range. Register R09 D7 D6 D5 0 0 1 1 0 1 0 1 0 0 1 1 - D4 0 1 0 1 - D3 0 0 1 1 - D2 0 1 0 1 - D1 0 0 1 1 D0 0 1 0 1 Action Current Regulation Offset is 12.5% (This is the percentage above the Over Current trip point at which current is regulated) Current Regulation Offset is 25% Current Regulation Offset is 50% Current Regulation Offset is 100% Current DAC Max Voltage is 128mV Current DAC Max Voltage is 256mV (default) Current DAC Max Voltage is 512mV Current DAC Max Voltage is 1.024V OV Reference is 2.048V OV Reference is 2.864V OV Reference is 3.072V OV Reference is 4.096V UV Reference is 2.048V UV Reference is 2.864V UV Reference is 3.072V UV Reference is 4.096V Summit Microelectronics, Inc 2080 2.0 07/21/05 35 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R0A - Over Current Level Bits D[7:0] control the Over Current Level. Register R0A D7 D6 D5 D4 D3 D2 0 0 1 1 0 0 D1 1 D0 0 Action Over Current Level = Current DAC Max Voltage (R09[5:4]) * n/256, where n is the value in this register. The default value (shown here) is 50mV Register R0B - Quick-TripTM Over Current Level. Bits D[7:0] control the Fast Response Over Current Level Register R0B D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 1 1 0 0 Action Fast Response Over Current Level (2's complement) = Current DAC Max Voltage * (256-n)/256. The default value (shown here) is 100mV. Bits D[7:6] control the PUPD Time Slot. Bits D[5:4] control the PUPC Time Slot. Bits D[3:2] control the PUPB Time Slot. Bits D[1:0] control the PUPA Time Slot. Register R0C D7 D6 D5 D4 D3 D2 D1 D0 Action PUPD Time Slot = 0 0 0 PUPD Time Slot = 1 0 1 PUPD Time Slot = 2 1 0 PUPD Time Slot = 3 1 1 PUPC Time Slot = 0 0 0 PUPC Time Slot = 1 0 1 PUPC Time Slot = 2 1 0 PUPC Time Slot = 3 1 1 PUPB Time Slot = 0 0 0 PUPB Time Slot = 1 0 1 PUPB Time Slot = 2 1 0 PUPB Time Slot = 3 1 1 PUPA Time Slot = 0 0 0 PUPA Time Slot = 1 0 1 PUPA Time Slot = 2 1 0 PUPA Time Slot = 3 1 1 Register R0C - PUPX Sequence Time Slot Summit Microelectronics, Inc 2080 2.0 07/21/05 36 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R0D - Power Down or Forced Shutdown, Fault or no Fault These bits control how the given inputs affect the power off. Register R0D D6 D5 0 1 0 1 - D7 0 1 - D4 0 1 - D3 0 1 - D2 0 1 - D1 0 1 - D0 0 1 Action FB low w/ FET on: Power Down FB low w/ FET on: Forced Shutdown ENTS low w/ FET on: Power Down ENTS low w/ FET on: Forced Shutdown OV condition: Power Down OV condition: Forced Shutdown UV condition: Power Down UV condition: Forced Shutdown FB low w/ FET on: don't set FAULT FB low w/ FET on: set FAULT ENTS low w/ FET on: don't set FAULT ENTS low w/ FET on: set FAULT OV condition: don't set FAULT OV condition: set FAULT UV condition: don't set FAULT UV condition: set FAULT Register R0E - Slew Rate Control Bits D[7:6] control the PUPD Time Slot. Bits D[5:4] control the PUPC Time Slot. Bits D[3:2] control the PUPB Time Slot. Bits D[1:0] control the PUPA Time Slot. Register R0E D6 D5 0 1 0 1 0 1 - D7 0 0 1 1 - D4 0 1 - D3 1 0 1 D2 1 0 0 D1 1 0 1 D0 1 0 1 Action Scale Factor SLEW_CNTL to Curr. Reg. = 1/100 Scale Factor SLEW_CNTL to Curr. Reg. = 1/50 Scale Factor SLEW_CNTL to Curr. Reg. = 1/20 Scale Factor SLEW_CNTL to Curr. Reg. = 1/10 Use SLEW_CNTL for Current Regulation Voltage = Curr. Reg. Voltage is fixed by registers R09 and R0A Use SLEW_CNTL for Current Regulation Voltage = Curr. Reg. Voltage = SLEW CNTL*scale factor D[7:6] Use SLEW_CNTL for FET GATE Current Ramp = FET GATE current is fixed at Max Current Use SLEW_CNTL for FET GATE Current Ramp = FET GATE current = (Max Current)*(SLEW CNTL)/2.5 Max FET GATE Current = (8+(n X 8))A Largest FET GATE Current = (8+(15 X 8)) = 136A Lowest FET GATE Current = (8+(0 X 8)) = 8A FET GATE Current = (8+(11 X 8)) = 96A Summit Microelectronics, Inc 2080 2.0 07/21/05 37 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R0F - Interface Control Register R0F D6 D5 0 1 0 1 - D7 0 1 - D4 0 1 - D3 0 1 - D2 0 1 - D1 0 1 - D0 0 1 Action Virtual Bus Address A2 = 0 Virtual Bus Address A2 = 1 Virtual Bus Address A1 = 0 Virtual Bus Address A1 = 1 Configuration lockout = unlocked Configuration lockout = locked Respond to only respond to virtual bus address match Respond to all bus addresses Slave Address = 1010 Slave Address = 1011 Enable PD's = Disabled Enable PD's = Enabled Enable OV filter delay = Disabled Enable OV filter delay = Enabled Enable UV filter delay = Disabled Enable UV filter delay =-Enabled Summit Microelectronics, Inc 2080 2.0 07/21/05 38 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R10 - Power Down or Forced Shutdown, Fault or no Fault . D7 0 0 1 1 Register R10 D6 D5 0 1 0 1 0 0 1 1 D4 0 1 0 1 D3 0 1 D2 0 1 D1 0 0 1 1 D0 0 1 0 1 Action Shorted FET Detection disabled Shorted FET sets fault Shorted FET causes power down Shorted FET causes forced shutdown Blown Fuse Detection disabled Blown sets fault Blown causes power down Blown causes forced shutdown Enable Fuse Check High (works in conjunction with R10 D[5:4]) Disable Fuse Check High (works in conjunction with R10 D[5:4]) Disable Periodic Fuse Checking Enable Periodic Fuse Checking Short Circuit Level = 256V (defines the amount Drain Sense has to move during Short Detect) Short Circuit Level = 512V (defines the amount Drain Sense has to move during Short Detect) Short Circuit Level = 1.024V (defines the amount Drain Sense has to move during Short Detect) Short Circuit Level = 2.048V (defines the amount Drain Sense has to move during Short Detect) Register R11 - PUP polarity, Power-up command. . D7 0 1 Register R11 D6 D5 0 0 D4 0 D3 0 1 D2 0 1 D1 0 1 D0 0 1 Action Command Not Required for Power-Up Command is Required for Power-Up Power Up/Down Configuration PUPD polarity = active low PUPD polarity = active high PUPC polarity = active low PUPC polarity = active high PUPB polarity = active low PUPB polarity = active high PUPA polarity = active low PUPA polarity = active high Summit Microelectronics, Inc 2080 2.0 07/21/05 39 SMH4814 Preliminary Information CONFIGURATION REGISTERS (CONTINUED) Register R12 - Write protect and Write lockout, feedback pin control settings. Register R12 D6 D5 0 0 1 - D7 0 - D4 0 1 - D3 0 1 - D2 0 1 - D1 0 1 - D0 0 1 Action Not Used Set WP on Power-up (0-don't set WP; 1-set WP) Set WP on Power-up (0-don't set WP; 1-set WP) Write Lockout = allows writes to the config or memory) Write Lockout = prevents writes to the config or memory FBD enable = disable pin input FBD enable = enable pin input FBC enable = disable pin input FBC enable = enable pin input FBB enable = disable pin input FBB enable = enable pin input FBA enable = disable pin input FBA enable = enable pin input Fault/Status Registers The following tables describe the 24 bits within the Fault/Status Registers. When Bit 7 of Register 0x04 (Slave address 1001) is low, then the data within these registers represents the real-time state of the part. When Bit 7 is high, then these registers represent data that was latched at the time that the Fault occurred. There are three Status/Fault Registers, accessed at slave address 1001 with address bit A8 set low, at word address 0x02-0x04. Register 0x02 Bit # 7 6 5 4 3 2 1 0 Description PUPD PUPC PUPB PUPA FBD FBC FBB FBA Regsiter 0x03 Bit # 7 6 5 4 3 2 1 0 Description GATEB OFF GATEA OFF Over-Current Fault FET is ON ENTS Fault PD Fault OV Fault UV Fault Regsiter 0x04 Bit # 7 6 5 4 3 2 1 0 Description Fault Register is Latched Write Protect Status reserved reserved FB Fault reserved reserved reserved Summit Microelectronics, Inc 2080 2.0 07/21/05 40 SMH4814 Preliminary Information DEFAULT CONFIGURATION REGISTER SETTINGS - SMH4814NC-184 Register R00 R01 R02 R03 R04 R05 R06 R07 R08 R09 RC1 Contents 88 88 88 B8 88 56 AA 88 44 59 Register R0A R0B R0C R0D R0E R0F R10 R11 R12 Contents 32 64 E4 F8 78 12 02 00 0F The default device ordering number is SMH4814NC-184, is programmed as described above and tested over the commercial temperature range. Summit Microelectronics, Inc 2080 2.0 07/21/05 41 SMH4814 Preliminary Information PACKAGING 28 Pad QFN Summit Microelectronics, Inc 2080 2.0 07/21/05 42 SMH4814 Preliminary Information PACKAGING 28 Pin SOIC Summit Microelectronics, Inc 2080 2.0 07/21/05 43 SMH4814 Preliminary Information PART MARKING SUMMIT SMH4814N Annn Pin 1 Summit Part Number xx Status Tracking Code (Blank, MS, ES, 01, 02,...) (Summit Use) AYYWW Date Code (YYWW) Lot tracking code (Summit use) Part Number suffix (Contains Customer specific ordering requirements) Drawing not to scale Product Tracking Code (Summit use) ORDERING INFORMATION SMH4814 N C nnn Customer specific requirements are contained in the suffix such as Hex code, Hex code revision, etc. Summit Part Number Package N = 28 Pad QFN S = 28 Lead SOIC Part Number Suffix (see page 41) Temp Range C=Commercial Blank=Industrial NOTICE NOTE 1 - NOTE 1 - This is a Preliminary Information data sheet that describes a Summit product currently in pre-production with limited characterization. SUMMIT Microelectronics, Inc. reserves the right to make changes to the products proposed in this publication. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission. SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances. Revision 2.0 - This document supersedes all previous versions. Please check the Summit Microelectronics, Inc. web site at http://www.summitmicro.com/prod_select/summary/SMH4814/SMH4814.htm for data sheet updates. (c) Copyright 2005 SUMMIT MICROELECTRONICS, Inc. PROGRAMMABLE POWER FOR A DIGITAL WORLDTM I2C is a trademark of Philips Corporation. PICMG, AdvancedTCA, CPCI and ATCA are trademarks of the PCI Industrial Computers Manufacturers Group (PICMG). Summit Microelectronics, Inc 2080 2.0 07/21/05 44 |
Price & Availability of SMH4814SR05
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |